luchianmihai/walnux
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

[Kconfig] Fix Kconfig style

Browse source 
Remove spaces from Kconfig
Add TABs
Add comments
This commit is contained in:
simbit18 2025-06-18 15:37:29 +02:00 • committed by Mateusz Szafoni
parent 3cc7b29866
commit 2e5160ed0d
1 changed files with 35 additions and 35 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

20
arch/arm/src/stm32f0l0g0/Kconfig
View file

@ -1177,7 +1177,7 @@ config STM32F0L0G0_FLASH_OVERRIDE_G
config STM32F0L0G0_FLASH_OVERRIDE_I config STM32F0L0G0_FLASH_OVERRIDE_I
bool "I 2048KiB" bool "I 2048KiB"
endchoice endchoice # Override Flash Size Designator
config STM32F0L0G0_STM32F0 config STM32F0L0G0_STM32F0
bool bool
@ -1566,7 +1566,7 @@ config STM32F0L0G0_SYSTICK_CORECLK
config STM32F0L0G0_SYSTICK_CORECLK_DIV16 config STM32F0L0G0_SYSTICK_CORECLK_DIV16
bool "Cortex-M0 core clock divided by 16" bool "Cortex-M0 core clock divided by 16"
endchoice endchoice # SysTick clock source
config ARCH_BOARD_STM32F0G0L0_CUSTOM_CLOCKCONFIG config ARCH_BOARD_STM32F0G0L0_CUSTOM_CLOCKCONFIG
bool "Custom clock configuration" bool "Custom clock configuration"
@ -2112,7 +2112,7 @@ config STM32F0L0G0_WWDG
default n default n
select WATCHDOG select WATCHDOG
endmenu endmenu # STM32 Peripheral Support
config STM32F0L0G0_COMP config STM32F0L0G0_COMP
bool bool
@ -3585,9 +3585,9 @@ config STM32F0L0G0_PM_SERIAL_ACTIVITY
PM activity reported to power management logic on every serial PM activity reported to power management logic on every serial
interrupt. interrupt.
endif endif # PM
endmenu endmenu # U[S]ART Configuration
menu "ADC Configuration" menu "ADC Configuration"
depends on STM32F0L0G0_ADC depends on STM32F0L0G0_ADC
@ -3665,11 +3665,11 @@ config STM32F0L0G0_ADC_OVSR
range 0 7 range 0 7
---help--- ---help---
Sets the oversampling ratio as 2^(OVSR+1). For example: Sets the oversampling ratio as 2^(OVSR+1). For example:
0 → 2× 0 -> 2×
1 → 4× 1 -> 4×
2 → 8× 2 -> 8×
... ...
7 → 256× 7 -> 256×
config STM32F0L0G0_ADC_OVSS config STM32F0L0G0_ADC_OVSS
int "Oversampling right-shift bits (CFGR2.OVSS)" int "Oversampling right-shift bits (CFGR2.OVSS)"
@ -3698,7 +3698,7 @@ config STM32F0L0G0_ADC1_EXTSEL
---help--- ---help---
Enable EXTSEL for ADC1. Enable EXTSEL for ADC1.
endmenu endmenu # ADC Configuration
menu "SPI Configuration" menu "SPI Configuration"
depends on STM32F0L0G0_SPI depends on STM32F0L0G0_SPI