luchianmihai/walnux
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

STM32 F7: Add logic to enable I-/D-Cache, ITCM and DTCM

Browse source
This commit is contained in:
Gregory Nutt 2015-07-19 10:43:26 -06:00
parent 0b581944b9
commit 4b9b7589b9
5 changed files with 17 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
ChangeLog
View file

@ -10737,3 +10737,6 @@
up_netinitialize() from early in initialization (2015-07-17).
* arch/arm/src/stm32: Extend STM32 Ethernet operating frequency to
180MHz. From Sebastien Lorquet (2015-07-17).
* STM32 F7 Discovery: Basic NSH configuration is functional with a
serial console. I-/D-Caches and DTCM have been enabled. The delay
loop has been calibrated -- very fast (2015-07-19).

12
arch/arm/src/stm32f7/Kconfig
View file

@ -37,10 +37,22 @@ endchoice # STM32 F7 Chip Selection
config STM32F7_STM32F74XX
bool
default n
select ARCH_HAVE_FPU
select ARCH_HAVE_DPFPU # REVISIT
select ARMV7M_HAVE_ICACHE
select ARMV7M_HAVE_DCACHE
select ARMV7M_HAVE_ITCM
select ARMV7M_HAVE_DTCM
config STM32F7_STM32F75XX
bool
default n
select ARCH_HAVE_FPU
select ARCH_HAVE_DPFPU # REVISIT
select ARMV7M_HAVE_ICACHE
select ARMV7M_HAVE_DCACHE
select ARMV7M_HAVE_ITCM
select ARMV7M_HAVE_DTCM
choice
prompt "Embedded FLASH size"

1
arch/arm/src/stm32f7/stm32_serial.c
View file

@ -59,6 +59,7 @@
#include <arch/serial.h>
#include "cache.h"
#include "up_arch.h"
#include "up_internal.h"

3
arch/arm/src/stm32f7/stm32_start.c
View file

@ -224,9 +224,6 @@ static inline void stm32_tcmenable(void)
ARM_DSB();
ARM_ISB();
/* Assure that GPNVM 7-8 settings are as expected */
#warning Missing logic
/* Enabled/disabled ITCM */
#ifdef CONFIG_ARMV7M_ITCM

2
configs

@ -1 +1 @@
Subproject commit 59956ee7f02ce2eb586be23cad6295ca12d370dc
Subproject commit 14184a39d300c1d9e40760355343a0690f11f63c