Xiang Xiao 96d1f018c4 build.yml: Switch avr-mips-riscv-x86-xtensa.dat to other.dat ... Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>		2020-10-29 01:06:57 -07:00
..
build.yml	build.yml: Switch avr-mips-riscv-x86-xtensa.dat to other.dat	2020-10-29 01:06:57 -07:00
check.yml	CI: Fix check patch to handle renames / deletes	2020-09-03 20:05:57 -03:00
doc.yml	ci: Don't fail the build due to linkcheck failure	2020-10-27 01:20:05 -07:00